PowerPC Processor binding to:

IEEE 1275-1994

Standard for Boot

(Initialization, Configuration)

Firmware

Revision: 1.8

Date: February 7, 1996

Purpose of this PowerPC Processor binding

This document specifies the application of Open Firmware to a PowerPC Processor, including requirements and practices to support unique firmware specific to a PowerPC Processor. The core requirements and practices specified by Open Firmware must be augmented by processor-specific requirements to form a complete specification for the firmware implementation for a PowerPC Processor. This document establishes such additional requirements pertaining to the processor and the support required by Open Firmware.

Task Group Members

The PowerPC Processor binding team members were the following:

Mitch Bradley, FirmWorks

Jordan Brown, SunSoft

Bob Coffin, IBM

David Kahn, Sun Microsystems, Inc.

John Kingman, IBM

Luan Nguyen, Dr., IBM

Mike Segapeli(editor), IBM

Lilian Walter, FirePower

Trademarks

The following terms, denoted by a registration symbol (®) or trademark symbol(™) on the first occurrence in this publication, are registered trademarks or trademarks of the companies as shown in the list below:

Trademark	Company
PowerPC	International Business Machines Corporation

Revision History

Revision 1.01	**April 18,1995**	Included changes from Open Firmware Working Group Meeting of 01/25/9
Revision 1.02	**May 5,1995**	Applied proposals 222, 223, 252, 253, 254, 258, 260, 261 and 263.
Revision 1.03	**July 3,1995**	Edited IP description in Initial Program State Section. Applied proposals 255 and 267.
Revision 1.4	**Aug. 11,1995**	Include changes from Open Firmware Working Group Meeting of 07/19/95. Add SMP Binding to document. Rearrange Section 1.

		Applied Proposals 276, 277, 278. Removed "Openprom" Section (Moved to Platform Bindings). Changed name of "64-bit-addressing" property to "64-bit".
Revision 1.5	**Sept. 14,1995**	Fixed bad cross-references. Minor editorial changes.
Revision 1.6	**Oct. 27,1995**	Included changes from Open Firmware Working Group Meeting of 09/20/95. Fixed errata. Added new ELF Section. Corrected format of MP Section (CIS Calls).
Revision 1.7	**Jan. 12,1996**	Review Draft. Not formally released.
Revision 1.8	**Feb 7,1996**	Included changes from Open Firmware Working Group Meeting of 01/16/96. Added new section (6.2.2) describing physical address formats and representations for CPU nodes. Applied proposal 291. Changed the two notes in Section 12.2 to regular text since they both contained requirements.

Table of Contents

1. Overview . . . 7
2. References and Terms . . . 7
2.1 References . . . 7
2.2 Terms . . . 7
3. Endian-ness Support . . . 8
3.1 Bi-Endian Booting . . . 8
4. Data Formats and Representations . . . 8
5. Addressing . . . 9
5.1 PowerPC address translation model . . . 9
5.1.1 Translation requirements . . . 9
5.1.2 HTAB translation . . . 9
5.1.3 BAT translation . . . 9
5.2 Open Firmware's use of memory . . . 10
5.2.1 Real-Mode . . . 10
5.2.2 Virtual-Mode . . . 11
5.2.3 Device Interface (Real-Mode) . . . 11
5.2.4 Device Interface (Virtual-Mode) . . . 11
5.2.5 Client Interface (Real-Mode) . . . 11
5.2.6 Client Interface (Virtual-Mode) . . . 11
5.2.7 User Interface (Real-Mode) . . . 12
5.2.8 User Interface (Virtual-Mode) . . . 12
6. Properties . . . 13
6.1 Root node properties . . . 13
6.2 CPU properties . . . 13
6.2.1 The Device Tree . . . 13
6.2.2 Physical Address Formats and Representations for CPU Nodes 13
6.2.2.1 Numerical Representation . . . 13
6.2.2.2 Text Representation . . . 14
6.2.2.3 Unit Address Representation . . . 14
6.2.3 CPUS Node Properties . . . 14
6.2.4 CPU Node Properties . . . 14
6.2.5 TLB properties . . . 15
6.2.6 Internal (L1) cache properties . . . 15
6.2.7 Memory Management Unit properties . . . 16
6.3 External (L2,L3...) cache node properties . . . 16
7. Methods . . . 17
7.1 MMU related methods . . . 17
8. Client Interface Requirements . . . 17

8.1 Calling Conventions 17
9. Client Program Requirements 18
9.1 Client Program Format 18
9.1.1 ELF Note Section 19
9.1.2 Handling ELF-format Client Programs 20
9.1.2.1 Recognizing ELF-format Programs 20
9.1.2.2 Preparing ELF-format programs for execution 20
9.2 Load Address 21
9.3 Initial Program State 21
9.3.1 Initial Register Values 21
9.3.2 Initial Stack 22
9.3.3 Client Interface Handler Address 22
9.3.4 Client Program Arguments 22
9.4 Caching 22
9.5 Interrupts 23
9.6 Client callbacks 23
9.6.1 Real-Mode physical memory management assist callback 23
9.6.2 Virtual address translation assist callbacks 23
10. User Interface Requirements 24
10.1 Machine Register Access 24
10.1.1 Branch Unit Registers 24
10.1.2 Fixed-Point Registers 24
10.1.3 Floating-Point Registers 25
11. Configuration Variables 25
12. MP Extensions 25
12.1 The Device Tree 25
12.1.1 Additional Properties 25
12.2 Initialization 26
12.3 Client Interface Services 27
12.4 Breakpoints 28
12.5 Serialization 28

1. Overview

This document specifies the application of *IEEE Std 1275-1994 Standard for Boot (Initialization, Configuration) Firmware, Core Practices and Requirements* to computer systems that use the PowerPC Instruction Set Architecture, including instruction-set-specific requirements and practices for debugging, client program interface and data formats. An implementation of Open Firmware for PowerPC *shall* implement the core requirements as defined in [1] and the PowerPC-specific extensions described in this binding.

While this document addresses the official PowerPC architecture [2], the name "PowerPC" only requires compliance to Book I. The descriptions that follow, and the relevant sections describing translation features for this binding, assume that the system's PowerPC processor(s) implement the entire set of Books I-III. Some "PowerPC" processors may implement different Book II-III features; such processors may need a variant of this binding describing the differences to the mapping functions, etc.

This document defines the binding to PowerPC processors that use 32-bit addressing. Since the minimum cell size of Open Firmware is 32 bits, only one cell is necessary to represent addresses of processor bus devices; hence, the value of `"#address-cells"` for the root node *shall* be 1.

> **Note: 64-bit processors can follow the specifications contained herein as long as all addresses relevant to Open Firmware are kept within the first 4 GB; i.e., the upper 32 bits of 64-bit addresses are assumed to contain 0s.**

2. References and Terms

2.1. References

This standard shall be used in conjunction with the following publications. When the following standards are superseded by an approved revision, the revision *shall* apply.

[1] *IEEE Std 1275-1994 Standard for Boot (Initialization, Configuration) Firmware, Core Practices and Requirements*.

[2] *PowerPC Architecture*, published by IBM (Customer Reorder Number 52G7487).

[3] *System V Application Binary Interface*, published by UNIX System Laboratories. This document describes the generic architecture of the ELF (Executable and Linking Format) object file format.

[4] *Peering Inside the PE: A Tour of the Win32 Portable Executable File Format*, found in the March, 1994 issue of *Microsoft Systems Journal*.

[5] *System V Application Binary Interface, PowerPC Processor Supplement*, Sunsoft. This document defines the PowerPC specific ABI for System V and also gives details on the PowerPC ELF format.

2.2. Terms

This standard uses technical terms as they are defined in the documents cited in "References" on page 7, plus the following terms:

core, core specification: refers to *IEEE Std 1275-1994 Standard for Boot (Initialization, Configuration) Firmware, Core Practices and Requirements*

ELF: Executable and Linking Format. A binary object file format defined by [3][5] that is used to represent *client programs* in Open Firmware for PowerPC.

linkage area: An area within the stack that is reserved for saving certain registers across procedure calls in PowerPC run-time models. This area is reserved by the caller and is allocated above the current stack pointer (`%r1`).

Open Firmware: The firmware architecture defined by the core specification or, when used as an adjective, a software component compliant with the core specification.

procedure descriptor: a data structure used by some PowerPC run-time models to represent a C "pointer to procedure". The first word of this structure contains the actual address of the procedure.

Real-Mode: The mode in which Open Firmware and its client are running with translation disabled; all addresses passed between the client and Open Firmware are real (i.e., hardware) addresses.

Table of Contents (TOC): A data structure used by some PowerPC run-time models that is used for access to global variables and for inter-module linkage. When a TOC is used, **%r2** contains its base address.

Virtual-Mode: The mode in which Open Firmware and its client share a single virtual address space, and address translation is enabled; all addresses passed between the client and Open Firmware are virtual (translated) addresses.

3. Endian-ness Support

An implementation of the PowerPC Open Firmware must support both Big- and Little-Endian system implementations. This section describes added features to the core Open Firmware architecture features to support bi-endian booting.

3.1. Bi-Endian Booting

The Configuration Variable **little-endian?** must be implemented. The basic concept of bi-endian support is to keep in the **little-endian?** variable a "cached" indication of the desired endian-ness of client programs (for example operating systems or their loaders). This variable indicates the expected endian-mode of a boot target; **false** (0) indicates Big-Endian, **true** (-1) indicates Little-Endian; the default value of **little-endian?** is implementation dependent.

The client program must describe its endian-mode in the header section of its image as described in section 9.1.1. . When Open Firmware is started, Open Firmware must use the value of **little-endian?** to establish the endian-mode of a system. After Open Firmware locates and loads a client program, the correct endian-mode must be verified with the description in the header section of the client program image. If the cached value is correct, Open Firmware proceeds, with the system in its current endian-mode.

If, however, Open Firmware determines that the endian-mode of the client program is different from what it had assumed, it must set **little-endian?** appropriately and reconfigure the system (hardware and firmware) for the new endian-mode, possibly by resetting the system as with **reset-all.**

> **Note: the endian-mode applies to the entire hardware system, including the processor(s). Open Firmware *shall* perform whatever steps are required to enable the system to run in the specified mode.**

*Client program*s can use `setprop` to alter the value of **little-endian?;** users can alter it via the **setenv** command from the *user interface* (if present). The alteration of **little-endian?** *shall not* cause the system to be reconfigured until the system is re-booted.

> **Note: this mechanism introduces an extra configuration pass. However, this occurs only when switching the endian-mode from that which was last used. For most boots, Open Firmware will be appropriately configured, so that no additional overhead will occur.**

4. Data Formats and Representations

The cell size *shall* be 32 bits. Number ranges for *n*, *u*, and other cell-sized items are consistent with 32-bit, two's-complement number representation.

The required alignment for items accessed with *a-addr* addresses *shall* be four-byte aligned (i.e., a multiple of 4).

Each operation involving a *qaddr* address *shall* be performed with a single 32-bit access to the addressed location; similarly, each *waddr* access *shall* be performed with a single 16-bit access. This implies four-byte alignment for *qaddrs* and two-byte alignment for *waddrs*.

5. Addressing

5.1. PowerPC address translation model

This section describes the model that is used for co-existence of Open Firmware and client programs (i.e., operating systems) with respect to address translation.

The following overview of translation is provided so that the issues relevant to Open Firmware for PowerPC can be discussed. Details that are not relevant to Open Firmware issues (e.g., protection) are not described in detail; the PowerPC architecture [2], particularly Book III, should be consulted for the details. For the scope of this section, terms will be used as defined in [2] and the 32-bit processor model is assumed.

5.1.1. Translation requirements

The default access mode of storage for load and stores (i.e., with translation disabled -- referred to as *Real-Mode*) within PowerPC assumes that caches are enabled (in copy-back mode). In order to perform access to I/O device registers, the access mode must be set to Cache-Inhibited, Guarded by establishing a translation with this mode and enabling translation. Thus, even though most of a client program and/or Open Firmware can run with translation disabled, it must be enabled when performing I/O.

5.1.2. HTAB translation

An Effective Address (EA) of the PowerPC processors is 32 bit wide. Each EA is then translated into a 52-bit Virtual Address (VA) by prepending a 24-bit Virtual Segment Id (VSID) to the 28 LSbs of the effective address; the VSID is obtained by indexing into a set of 16 Segment Registers (SRs) using the 4 MSbs of the EA. Finally, the virtual address is translated into a Real Address (RA). This is done by mapping the Virtual Page-Number (VPN) (bits 0-39 of the VA) into a Real Page Number (RPN) and concatenating this RPN with the byte offset (bits 40-51 of the VA). The mapping of VPN to RPN involves a hashing algorithm within the Hashed Page Table (HTAB) to locate a Page Table Entry (PTE) that matches the VPN and using that entry's RPN component. If a valid entry is not found, a Data Storage Interrupt (DSI) or Instruction Storage Interrupt (ISI) is signalled, depending upon the source of the access.

This process is not performed for every translation! Processors will typically have a Translation Look-aside Buffer (TLB) that caches the most recent translations, thus exploiting the natural spatial locality of programs to reduce the overhead of address translation. On most PowerPC processors, the TLB updates are performed in hardware. However, the architecture allows an implementation to use a software-assisted mechanism to perform the TLB updates. Such schemes must not affect the architected state of the processor unless the translation fails; i.e., the HTAB does not contain a valid PTE for the VA and a DSI/ISI is signalled.

> **Note: one unusual feature of this translation mechanism is that valid translations might not be found in the HTAB; the HTAB might be too small to contain all of the currently valid translations. This introduces a level of complexity in the use of address translation by Open Firmware, as discussed below.**

5.1.3. BAT translation

To further reduce the translation overhead for contiguous regions of virtual and real address spaces (e.g., a frame buffer, or all of real memory), the Block Address Translation (BAT) mechanism is also supported by PowerPC. The Block Address Translation involves the use of BAT registers that contain a Block Effective Page Index

(BEPI), a Block Length (BL) specifier and a Block Real Page Number (BRPN); the architecture defines 4 BAT registers for data (DBAT registers) and 4 BAT registers for instruction (IBAT registers)[1].

Block Address Translation is done my matching some number of upper bits of the EA (specified by the BL value) against each of the BAT registers. If a match is found, the corresponding BRPN bits replace the matched bits in the EA to produce the RA.

BAT translation takes precedence over HTAB translation; i.e., if a mapping for a storage location is present in both a BAT register and the HTAB, the Block Address Translation will be used.

5.2. Open Firmware's use of memory

Open Firmware shall use the memory resources within the space indicated by the **real-base, real-size, virt-base** and **virt-size** Configuration Variables defined for PowerPC. As described in section 9.1.1. , a mechanism is defined to enable Open Firmware to determine if its current configuration is consistent with the requirements of the client.

When a client program is loaded and the header of the client has either the **real-base** or **virt-base** values equal to -1, firmware may choose its base locations. If the values in the header of the client conflict with the current values of the configuration variables then firmware shall set the configurations variables to those found in the client's header and restart itself.

If a client does not provide enough real or virtual memory for firmware then the firmware should not boot the client and the condition should be reported to the user.

A PowerPC Open Firmware binding *shall* support two different addressing models, depending upon the setting of the **real-mode?** Configuration Variable. This variable indicates the Open Firmware addressing mode that a client program expects; **false** (0) indicates Virtual-Mode, **true** (-1) indicates Real-Mode; the default value of **real-mode?** is implementation dependent.

The management of **real-mode?** is analogous to **little-endian?**. Open Firmware determines its addressing mode using the value of **real-mode?**. If the current state of **real-mode?** (and hence, the current state of Open Firmware) is incorrect, it *shall* set **real-mode?** appropriately and reset itself, possibly by executing **reset-all**.

Memory that cannot be allocated for general purpose use, for example physical memory on PowerPC systems used for interrupt vectors, shall not appear in the "available" property of the memory node. A Client Program that needs to use such memory for its architected purpose must not claim that area prior to use.

In the following two sections, some of conventions in Real-Mode and Virtual-Mode address translations are described. Remaining sections describe the assumptions that Open Firmware makes about the state and control of the system in regard to Open Firmware's use of system resources for three Open Firmware interfaces (e.g. Device, User and Client interfaces).

5.2.1. Real-Mode

When **real-mode?** is **true**, Open Firmware must configure its address translation to run in Real-Mode. In Real-Mode, the use of address translations by Open Firmware and its clients are considered independent; they do not share any translations. All interfaces between the two must pass addresses with the RA of the data. Any data structure shared by Open Firmware and its clients that refer to *virt* addresses in [1], or this binding, must be RAs (i.e., hardware addresses).

> **Note: in particular, that the address of the Client interface handler, that is passed to the client, has to be a RA.**

[1] The 601 has a single set of BAT registers that are shared by both instruction and data accesses.

The Configuration Variables **real-base** and **real-size** should indicate the physical memory base and size in which Open Firmware must locate itself. The Configuration Variables **virt-base** and **virt-size** do not have meaning and should be set to -1.

5.2.2. Virtual-Mode

When **real-mode?** is **false**, Open Firmware *shall* configure itself to run in *Virtual-Mode*. In Virtual-Mode, Open Firmware and its client will share a single virtual address space. This binding provides interfaces to allow Open Firmware and its client to ensure that this single virtual address model can be maintained.

The Configuration Variables **virt-base** and **virt-size** should indicate the virtual address space base address and size that Open Firmware should use. The Configuration Variables **real-base** and **real-size** should indicate the physical memory base and size in which Open Firmware must locate itself.

5.2.3. Device Interface (Real-Mode)

While Open Firmware is performing system initialization and probing functions, it establishes and maintains its own translations. In particular, it maintains its own HTAB (and/or BAT registers) and handles any DSI/ISI interrupts itself.

> **Note: in Real-Mode, all translations will be *virt=real*; the primary reason for translation is to allow appropriate I/O accesses.**

5.2.4. Device Interface (Virtual-Mode)

Open Firmware will establish its own translation environment, handling DSI/ISI interrupts as in the Real-Mode case. However, this environment will, in general, contain translations where the virtual address is not equal to the real address. The virtual address space used by Open Firmware must be compatible with its client.

> **Note: Since these virtual addresses will be used by the Client and/or User Interfaces (e.g., for pointers to its code, device-tree, etc.), their translations must be preserved until the target OS decides that it no longer requires the services of Open Firmware.**

5.2.5. Client Interface (Real-Mode)

In Real-Mode, addresses of client data are real.; the client must ensure that all data areas referred to across the Client Interface are valid real addresses. This may require moving data to meet any requirements for contiguous storage areas (e.g., for **read/write** calls). Translation *shall* be disabled before the client interface call is made.

Open Firmware will typically have to maintain its translations in order to perform I/O. Since the client may be running with translation enabled (except for the Client interface call), Open Firmware *shall* save the state of all relevant translation resources (e.g., SDR1, BATs) and restore them before returning to the client. Likewise, it *may* take over the DSI/ISI interrupts for its own use (e.g., for doing "lazy" allocation of BATs); it *shall* preserve the state of any interrupt vectors for its client.

Since the state of the address translation system is not predictable to any interrupts, the client *shall* ensure that interrupts are disabled before calling the Client Interface handler.

Once a client program starts execution, physical memory shall be managed by the client program. Since Open Firmware does not know which physical memory locations the client program is using, Open Firmware shall request physical memory, if needed, from the client program (using **alloc-real-mem**).

In Real-Mode, **claim** methods *shall* not allocate more pages than are necessary to satisfy the request.

5.2.6. Client Interface (Virtual-Mode)

Client interface calls are essentially "subroutine" calls to Open Firmware. Hence, the client interface executes in the environment of its client, including any translations that the OS has established. E.g., addresses passed in to

the client interface are assumed to be valid virtual addresses within the scope of the OS. Any DSI/ISI interrupts are either invalid addresses or caused by HTAB "spills". In either case, the OS has the responsibility for the handling of such exceptions.

> **Note: addresses that the Open Firmware internal use will be those that were established by the Device interface (or, by subsequent actions of the Client or User interface). Thus, the client must preserve these Open Firmware translations if it takes over the virtual memory management function.**

In addition to using existing translations, the Client Interface might require the establishment of new translations (e.g., due to **`map-in`** calls during **`open`** time), or the removal of old translations (e.g., during **`map-out`** calls during **`close`** time). Since this requires altering the Client's translation resources (e.g., HTAB), possibly handling spill conditions, Open Firmware can not know how to perform these updates to the HTAB.

Hence, there *shall* be `callback` services provided by the client for use by Open Firmware for such actions; see section 9.6.2.

In order to let clients (i.e., target operating systems) know where Open Firmware lives in the address space, the following rules *shall* be followed by an Open Firmware implementation for PowerPC and by client programs.

Open Firmware:

- Open Firmware *shall* maintain its "translations" "mmu"-node property (see section 6.2.7.)
- Open Firmware's **claim** methods *shall* not allocate more pages than are necessary to satisfy the request.
- When a client executes **set-callback**, Open Firmware *shall* attempt to invoke the "translate" callback. If the translate callback is implemented, Open Firmware *shall* cease use of address translation hardware, instead using the client callbacks for changes to address translation.

  The **exit** service must continue to work after a **set-callback** that takes over address translation. This implies that Open Firmware takes responsibility for address translation hardware upon **exit** and must maintain internal information about translations that it requests of the client.

Client Programs:

- Client programs that take control of the management of address translation hardware and expect to be able to subsequently invoke Open Firmware client services must provide callbacks to assist Open Firmware in address translation (see section 9.6.2.).
- A client program shall not directly manipulate any address translation hardware before it either a) ceases to invoke OF client services or b) issues a **set-callback** to install the "translate" callback.

> **Note: The intended sequence is that a client program will first issue a set-callback and then take control of address translation hardware. Address translation hardware includes BAT registers, page table, segment registers, Machine State Register and the interrupt vectors relating to translation faults.**

5.2.7. User Interface (Real-Mode)

In Real-Mode, Open Firmware regains total control of the system. As with the Client interface in Real-Mode, it *shall* save the state of the translation resources (including interrupt vectors) upon entry and *shall* restore them upon exit.

5.2.8. User Interface (Virtual-Mode)

When the User interface is invoked, Open Firmware is responsible for managing the machine. Therefore, it will take over control of any relevant interrupt vectors for its own handling. In particular, it will take over DSI/ISI handling in order to report errors to the user for bad addresses, protection violations, etc. However, as described above, one source of DSI/ISI may simply be HTAB spills. As with the case of **`map-in`** and **`map-out`** calls, the User interface can not know how to handle such spill conditions, itself, or even if this is, in fact, a spill versus a bad address.

Hence, there *shall* be a `callback` service provided by the client for use by Open Firmware to resolve such translations; see section 9.6.2. .

6. Properties

This section describes the standard properties of a PowerPC Open Firmware implementation.

6.1. Root node properties

The following properties of the root node (**"/"**) shall be created by an Open Firmware implementation.

> **Note: Note that the root node typically corresponds to the common processor bus in a PowerPC system.**

"#address-cells"

Standard property, encoded as with **encode-int**, that specifies the number of cells required to represent physical addresses on the processor bus; the value of **"#address-cells"** for the processor bus *shall* be 1.

"clock-frequency"

Standard property, encoded as with **encode-int**, that represents the primary system bus speed (in hertz).

"system-id"

Standard property, encoded as with encode-string, that contains the identification of the computer system. This string shall be unique across all systems and all manufacturers. If the system-id begins with "0", it shall be of the form "0nnnnnnmmmmmm" where nnnnnn is a sequence of 6 uppercase hexadecimal digits representing a 24-bit Organizationally Unique Identifier (OUI) assigned by the IEEE Registration Authority Committee, and mmmmmm is a sequence of 6 uppercase hexadecimal digits representing a 24-bit binary number assigned by the manufacturer to assure uniqueness.

Note: For systems with built-in ethernet or other IEEE 802-style interfaces, the 6-byte MAC address assigned to that interface meets the requirements and should be used as the system-id.

6.2. CPU properties

6.2.1. The Device Tree

Open Firmware requires that the multiple instances of any device that appears more than once in the device tree must be distinguishable by means of their “reg” properties. The “reg” property must express the “address” of each node relative to its parent “bus”. Furthermore, the core specification says that the root node of the device tree usually represents the “main physical bus” of the system. Thus, if processors are not directly addressable on the main physical bus, as is expected to be the case on many/most PowerPC-based systems, the CPU nodes on such systems may not be children of the root node but must instead be children of a pseudo-device node. In this case, the name of the pseudo-device node, which will usually be a child of the root node, shall be “cpus”.

The “cpus” node shall have one child node of device-type “cpu” for each processor.

6.2.2. Physical Address Formats and Representations for CPU Nodes

6.2.2.1. Numerical Representation

The numerical representation of a processor’s "address" in a PowerPC system shall consist of one cell, encoded as follows (Bit# 0 refers to the least significant bit):

```
                    Bit# 33222222 22221111 11111100 00000000
                         10987654 32109876 54321098 76543210

        phys.lo cell:    00000000 00000000 00000000 pppppppp
```

where:

`pppppppp` `is an 8-bit integer representing the interprocessor interrupt identifier used by the platform.`

6.2.2.2. Text Representation

The text representation of a processor's "address" shall be an ASCII hexadecimal number in the range `0...FF`.

Conversion of the hexadecimal number from text representation to numeric representation shall be case insensitive, and leading zeros shall be permitted but not required.

Conversion from numeric representation to text representation shall use the lower case forms of the hexadecimal digits in the range `a..f`, suppressing leading zeros.

6.2.2.3. Unit Address Representation

A processor's "unit-number" (i.e. the first component of its "**`reg`**" value) is the interprocessor interrupt destination identifier used by the platform. For a uni-processor platform, the "unit-number" shall be zero.

6.2.3. CPUS Node Properties

The following properties shall be created within the "cpus" node.

`"#address-cells"`

Standard *prop-name* to define the number of cells required to represent the physical addresses for the "cpu" nodes (i.e., the children of the "cpus" node).

prop-encoded-array: Integer constant 1, encoded as with **`encode-int`**.

The value of **`"`**`#address-cells`**`"`** for the "cpus" node *shall* be `1`.

`"#size-cells"`

Standard *prop-name* to define the number of cells necessary to represent the length of a physical address range.

prop-encoded-array: Integer constant 0, encoded as with **encode-int.**

The value of "#size-cells" for the "cpus" pseudo-device node is 0 because the processors that are represented by the cpu nodes do not consume any physical address space.

6.2.4. CPU Node Properties

For each CPU in the system, a cpu-node *shall* be defined as a child of **`"`**`cpus`**`"`** The following properties apply to each of these nodes.

`"name"`

Open Firmware standard property. The value of the is property shall be of the form: "PowerPC,XXX", where XXX is 601, 603, 604 etc.

`"device_type"`

Open Firmware standard property. The value of this property for CPU nodes *shall* be **`"`**`cpu`**`"`**.

`"reg"`

Standard *prop-name* to define a cpu node's unit-address.

prop-encoded-array: an integer encoded as with **encode-int**.

For a cpu node, the first and only value of the "reg" property shall be the inter-processor interrupt number assigned to the processor represented by the node. For a uni-processor platform, the value of the "reg" property shall be zero.

"cpu-version"

Standard property, encoded as with **encode-int**, that represents the processor type. This value is obtained by reading the Processor Version Register of the CPU.

"clock-frequency"

Standard property, encoded as with **encode-int**, that represents the internal processor speed (in hertz) of this node.

"timebase-frequency"

Standard property, encoded as with **encode-int**, that represents the rate (in hertz) at which the PowerPC TimeBase and Decrementer registers increment.

Note: The 601 PowerPC does not have a timebase frequency, therefore on a 601 PowerPC the value reported in this property shall be 1 billion which represents the logical rate of the real time clock.

"64-bit"

prop-encoded-array: <none>

This property, if present, indicates that the PowerPC microprocessor defined by this CPU node is a 64-bit implementation of the PowerPC architecture. The absence of this property indicates that the microprocessor defined by this CPU node is a 32 bit implementation of the PowerPC architecture

"603-translation"

prop-encoded-array: <none>

This property, if present, indicates that the PowerPC microprocessor defined by this CPU node uses the PowerPC 603 defined mechanism to update its Translation Lookaside Buffers (TLBs). The absence of this property indicates that the PowerPC microprocessor defined by this CPU node does not use the PowerPC 603 defined mechanism to update its TLBs.

"603-power-management"

prop-encoded-array: <none>

This property, if present, indicates that the PowerPC microprocessor defined by this CPU node implements the PowerPC 603 defined power management states. The absence of this property indicates that the PowerPC microprocessor defined by this CPU node does not support the PowerPC 603 defined power management states.

6.2.5. TLB properties

Since the PowerPC architecture defines the MMU as being part of the processor, the properties defined by Section 3.6.5 of [1] and the following MMU-related properties shall be presented under "cpu" nodes.

"tlb-size"

Standard property, encoded as with **encode-int**, that represents the total number of TLB entries.

"tlb-sets"

Standard property, encoded as with encode-int, that represents the number of associativity sets of the TLB. A value of 1 indicates that the TLB is fully-associative.

6.2.6. Internal (L1) cache properties

The PowerPC architecture defines a Harvard-style cache architecture; however, unified caches are an implementation option. All of the PowerPC cache instructions act upon a cache "block" (also referred to as a cache "line"). The internal (also referred to as "L1") caches of PowerPC processors are represented in the Open Firmware device tree by the following properties contained under **"cpu"** nodes.

"cache-unified"

This property, if present, indicates that the internal cache has a unified organization. Absence of this property indicates that the internal caches are implemented as separate instruction and data caches.

"i-cache-size"

Standard property, encoded as with **encode-int**, that represents the total size (in bytes) of the internal instruction cache.

"i-cache-sets"

Standard property, encoded as with **encode-int**, that represents number of associativity sets of the internal instruction cache. A value of 1 signifies that the instruction cache is fully associative.

"i-cache-block-size"

Standard property, encoded as with **encode-int**, that represents the internal instruction cache's block size, in bytes.

"d-cache-size"

Standard property, encoded as with **encode-int**, that represents the total size (in bytes) of the internal data cache.

"d-cache-sets"

Standard property, encoded as with **encode-int**, that represents number of associativity sets of the internal data cache. A value of 1 signifies that the data cache is fully associative.

"d-cache-block-size"

Standard property, encoded as with **encode-int**, that represents the internal (L1) data cache's block size, in bytes.

"l2-cache"

Standard property, encoded as with **encode-int**, that represents another level of cache in the memory hierarchy.

Absence of this property indicates that no further levels of cache are present. If present, its value is the *phandle* of the device node that represents the L2 cache.

6.2.7. Memory Management Unit properties

To aid a client in "taking over" the translation mechanism and still interact with Open Firmware (via the cli*ent interface*), the client needs to know what translations have been established by Open Firmware. The following standard property shall exist within the package to which the "mmu" property of the /chosen package refers.

"translations"

This property, consisting of sets of translations, defines the currently active translations that have been established by Open Firmware (e.g., using map). Each set has the following format:

```
(virt size phys mode )
```

Each value is encoded as with **encode-int**.

6.3. External (L2,L3...) cache node properties

Some systems might include external (L2) cache(s). As with the internal caches, they can be implemented as either Harvard-style or unified. Unlike the L1 properties, that are contained within the "cpu" nodes, L2 caches are contained within other device tree nodes.

The following properties define the characteristics of such L2 caches. These properties *shall* be contained as a child node of one of the CPU nodes; this is to allow path-name access to the node. All "cpu" nodes that share the same L2 cache (including the cpu node under which the L2 cache node is contained) *shall* contain an "l2-cache" property whose value is the *phandle* of that L2 cache node.

> **Note: it is possible to extend this scheme to arbitrary levels of secondary, tertiary, etc. caches. The "l2-cache" property shall be used in one level of the cache hierarchy to represent the next level. The device node for a subsequent level shall appear as a child of one of the caches in the hierarchy to allow path-name traversal.**

"device-type"

Open Firmware Standard property; the device-type of L2-cache nodes *shall* be `"cache"`.

`"cache-unified"`

This property, if present, indicates that the L2 cache has a unified organization. Absence of this property indicates that the L2 caches are implemented as separate instruction and data caches.

`"i-cache-size"`

Standard property, encoded as with **`encode-int`**, that represents the total size (in bytes) of the L2 instruction cache.

`"i-cache-sets"`

Standard property, encoded as with **`encode-int`**, that represents number of associativity sets of the L2 instruction cache. A value of 1 signifies that the instruction cache is fully associative.

`"d-cache-size"`

Standard property, encoded as with **`encode-int`**, that represents the total size (in bytes) of the L2 data cache.

`"d-cache-sets"`

Standard property, encoded as with **`encode-int`**, that represents number of associativity sets of the L2 instruction cache. A value of 1 signifies that the instruction cache is fully associative.

`"l2-cache"`

Standard property, encoded as with **`encode-int`**, that represents another level of cache in the memory hierarchy.

Absence of this property indicates that no further levels of cache are present. If present, its value is the *phandle* of the device node that represents the cache at the next level.

7. Methods

This section describes the additional standard methods required of a PowerPC Open Firmware implementation.

7.1. MMU related methods

The MMU methods defined by section 3.6.5. of [1] *shall* be implemented by CPU nodes. The value of the *mode* parameter for the relevant methods (e.g., **`map`**) *shall* be the value that is contained within PTEs that control Write-through, Cache-Inhibit, Memory-coherent, Guarded and the 2 protection bits; thus, its format is: **`WIMGxPP`**, where x is a reserved bit that *shall* be 0. In order for I/O accesses to be properly performed in a PowerPC system, address ranges that are mapped by **`map-in`** *shall* be marked as Cache-Inhibited, Guarded.

The default mode (i.e., the mode specified when the value of the *mode* argument is -1) for the **`map-in`** and **`modify`** MMU methods of CPU nodes is defined as follows:

If the beginning of the physical address range affected by the operation refers to system memory, the values for **`WIMGxPP`** *shall* be W=0, I=0, M=0, G=1, PP=10.

If the beginning of the physical address range affected by the operation refers to an I/O address, the values for WIMGxPP *shall* be W=1, I=1, M=0, G=1, PP=10.

8. Client Interface Requirements

A PowerPC Open Firmware implementation *shall* implement a client interface (as defined in chapter 6 of [1]) according to the specifications contained within this section.

8.1. Calling Conventions

Register(s)	Value	Notes
%msr	**preserved by client interface**	
%cr	**preserved by client interface**	**1**
%r1–%r2	**preserved by client interface**	
%r3	**argument array address on client interface entry**	**2**
	result value (true or false) on client interface return	**2**
%r13–%r31	**preserved by client interface**	
%sprg0–%sprg3	**preserved by client interface**	
%fpscr	**preserved by client interface**	
%f0–%f31	**preserved by client interface**	
%lr, **%ctr**, **%xer**	**undefined**	
Other SPRs	**preserved by client interface**	3

Table 1. Register usage conventions

Notes

1. Only the non-volatile fields (cr2–cr4) need to be preserved.

2. As defined by section 6.3.1. of [1].

3. Other special purpose registers

To invoke a client interface service, a *client program* constructs a client interface *argument array* as specified in the core Open Firmware document, places its address in **%r3** and transfers to the *client interface handler*, with the return address in **%lr**. (A typical way of accomplishing this is to copy the *client interface handler*'s address into **%ctr** and executing a **bctrl**.)

The *client interface handler shall* perform the service specified by the contents of the argument array that begins at the address in **%r3**, place the return value (indicating success or failure of the attempt to invoke the client interface service) back into **%r3**, and return to the *client program*. This is typically done by a Branch to Link Register (**blr**).

The *client interface handler shall* preserve the contents of the Stack Pointer (**%r1**), TOC Pointer (**%r2**), Condition Register (**%cr**) all non-volatile registers (**%r13–%r31**) and all special purpose registers except **%lr**, **%ctr** and **%xer**.

The preservation of **%r2** allows TOC-based client programs to function correctly. Open Firmware *shall not* depend upon whether its client is TOC-based or not. If the client interface handler, itself, is TOC-based, it must provide for the appropriate initialization of its **%r2**.

9. Client Program Requirements

9.1. Client Program Format

The data format of a client program compliant with this specification *shall* be either ELF (Executable and Linkage Format) as defined by [3][5], and extended by section 9.1.1. , or PE (Portable Executable) as defined by [4]. The standard ELF format contains explicit indication as to the program's execution modes (e.g., 32- or 64-bit, Big- or Little-Endian); this version of the specification only deals with the 32-bit version (i.e., ELFCLASS32).

Note: other client program formats *may* be supported, in an implementation specific manner, by an Open Firmware implementation.

A standard *client program* shall be statically linked, requiring no relocation of the image. The program's entry point (`e_entry`) *shall* contain the address of the first PowerPC instruction of the client program. It is the responsibility of the client program to establish the appropriate value of the TOC (**`%r2`**), if necessary.

Note: the entry point is the address of the first instruction of the client program, not that of a procedure descriptor.

9.1.1. ELF Note Section

Part of the process of loading a client program involves verifying its environmental requirements (e.g., endianness and address translation mode) against the current firmware configuration. The client's endian-ness can be directly determined by examining the ELF EI-DATA value; ELFDATA2LSB (1) implies Little-Endian while ELFDATA2MSB (2) implies Big-Endian. However, the other client requirements (e.g., address translation mode) are defined by means of an ELF Note Section (SHT_NOTE). The following describes the format of the Note Section for a client program file.

As defined by [3], an ELF file can be "annotated" by means of Note Sections within the executable file. A Note Section contains a "header" followed by a (possibly null) "descriptor", as follows:



Note: the endian format of the values corresponds to the endianness specified by the `EIDATA` field of the file.

The format of a Note Section header can be described by an Open Firmware `struct` as:

```
struct   \ Note Section header for Open Firmware
/L   field    ns.namesz     \ length of ns.name, including NULL
/L   field    ns.descrsz
/L   field    ns.type
0    field    ns.name       \ NULL-terminated, /L padded
```

The `ns.name` field of the PowerPC Open Firmware Note Section *shall* be `"PowerPC"`; the `ns.type` field *shall* be `0x1275`.

Following the Note Section header is a descriptor (`desc`); the length (in bytes) of the descriptor is specified by a word in the Note Section's header (`descsz`). The interpretation of the descriptor depends upon the kind of Note Section in which it is contained. For Open Firmware, the format of the Note Section's descriptor can be described by an Open Firmware `struct`, as follows:

```
struct   \ Note Section descriptor
/L   field    ns.real-mode
/L   field    ns.real-base
/L   field    ns.real-size
/L   field    ns.virt-base
/L   field    ns.virt-size
```

9.1.2. Handling ELF-format Client Programs

9.1.2.1. Recognizing ELF-format Programs

Init-program shall recognize client program images that conform to all the requirements listed below as "ELF-format" programs.

In the description below, field names refer to fields within the ELF "file header" structure, which is assumed to begin at load-base, and offsets are relative to the beginning of that structure. Multi-byte numerical fields are interpreted according to the endianness specified by the "data" field at offset 5.

a) The "ident" field (at offset 0) contains the string "\7fELF", where '\7f' is a byte whose value is (hex) 7f. This indicates the beginning of an ELF file header.

b) The "class" field (at offset 4) contains the value 1. This indicates the 32-bit variant of the ELF format.

c) The "type" field (at offset 16) contains the value 2. This indicates that the ELF image is executable.

d) The "machine" field (at offset 18) contains the value 20. This indicates that the ELF image is for the PowerPC instruction set.

9.1.2.2. Preparing ELF-format programs for execution

Upon recognition of the client program image at **load-base** as an ELF-format program, **init-program** shall prepare the program for execution by performing the following sequence of steps.

In the description below, the fields mentioned by name are within ELF "program header" structures, unless specified otherwise.

a) Search for an ELF "note" section of type "1275" as defined in Section 9.1.1. on page 19. If one is found, and the values specified by its descriptor do not match the firmware's current operating mode, set the appropriate configuration variables to the values specified in the note section descriptor, and restart the firmware so that it will re-execute the **boot** command that resulted in the execution of **init-program**

b) Allocate and map sufficient physical memory for all the program sections of type *PT_LOAD* (i.e. whose "p_type" field contains the value 1) listed in the ELF image's program headers.

c) Copy the program headers to a "safe" location to guard against the possibility of them being overwritten by the following steps.

d) For each program section of type *PT_LOAD*:

1. Copy the initialized portion of the program section from its current location in the loaded image to the location given by the section's "p_vaddr" field.

2. Fill the rest of the copied section with zero bytes (i.e. fill "p_filez - p_memsz" bytes beginning at the address "p_vaddr + p_filesz").

e) Set the saved program state so that subsequent execution of **go** will begin execution at the virtual address given by the "e_entry"field in the ELF file header.

The implementation need not take precautions to ensure that the process of copying and zeroing program sections does not overwrite the portions of the load image that have not yet been copied. In order to guarantee correct copying, the value of the "load-base" configuration variable and the destination addresses of the various sections must be such that such overwriting does not occur.

One sufficient condition is that the region of memory beginning at load-base, of size equal to the size of the loaded image, be disjoint from the regions of memory to which the program sections are copied and zero-filled.

There are other less-stringent sufficient conditions, especially for simple ELF images with a small number of program sections that are to be copied to contiguous regions.

An example of another sufficient condition is as follows:

> An ELF client program consists of two segments: a text segment (read/execute) and a data segment (read/write/execute). Only the data segment may have a memory size greater than the file size (implied "bss"). Further, to ease the problem of mapping the image for Virtual mode, the page offsets within memory must equal the page offsets within the file. The definition of "page offset" is those bits of an address which are below the granularity of memory allocation or mapping. (i.e. page size of 4K implies page offset mask of 4K - 1)

An implementation shall permit the ELF image to contain other sections in addition to those described above, but need not take any action beyond that defined above as a result of the presence of such other sections.

9.2. Load Address

The load address is specified by the value of the **`load-base`** Configuration Variable. The value of **load-base** shall be a real address in real mode or a virtual address in virtual mode. At least 4 MB of memory *shall* be available for loading at that address. It is strongly recommended that as much memory as is practical for the particular system be available there, thus allow the loading of large client programs. Note that this address represents the area into which the client program file will be read by **load**; it does not correspond to the addresses at which the program will be executed.

9.3. Initial Program State

This section defines the "initial program state", the execution environment that exists when the first machine instruction of a *client program* of the format specified above begins execution. Many aspects of the "initial program state" are established by **`init-program`**, which sets the *saved program state* so that subsequent execution of **go** will begin execution of the *client program* with the specified environment.

9.3.1. Initial Register Values

Upon entry to the client program, the following registers shall contain the following values:

Register(s)	Value	Notes
%msr	EE=0, interrupts disabled	1
	PR=0, supervisor state	
	FP=1, floating point enabled	
	ME=1, machine checks enabled	
	FE0,FE1=0, floating point exceptions disabled	
	IP, see section 9.5.	
	IR,DR, see section 5.2.1.	
	SF=0, 32-bit mode	
	ILE,LE, see section 3.1.	2
%r1	see section 9.3.2.	
%r2	0	3
%r3	reserved	4
%r4	reserved	4
%r5	see section 9.3.3.	

Table 2. Initial Register Values

Register(s)	Value	Notes
%r6,%r7	see section 9.3.4.	
Others	0	

Table 2. Initial Register Values

Notes:

1. Open Firmware will typically require the use of external interrupts for its *user interface*. However, when a *client program* is invoked, external interrupts *shall* be disabled. If a *client program* causes the invocation of the user interface, external interrupts *may* be re-enabled.

2. The 601 processor uses a different mechanism for controlling the endian-mode of the processor. On the 601, the LE bit is contained in the HID0 register; this bit controls the endian-mode of both program and privileged states.

3. Open Firmware does not make any assumptions about whether a client program is TOC-based or not. It is the responsibility of the client program to set **`%r2`** to its TOC, if necessary.

4. As defined in the Section 5.6 of the PR*P specification.

9.3.2. Initial Stack

Client programs *shall* be invoked with a valid stack pointer (**`%r1`**) with at least 32K bytes of memory available for stack growth. The stack pointer *shall* be 16-byte aligned, reserving sufficient room for a linkage area (32 bytes above the address in **`%r1`**). If the system is executing in Real-Mode, the value in **`%r1`** is a real (hardware) address; if in Virtual-Mode, the address in **`%r1`** is a mapped virtual address.

9.3.3. Client Interface Handler Address

When client programs are invoked, **`%r5`** *shall* contain the address of the entry point of the *client interface handler*. If the system is executing in Real-Mode, the value in **`%r5`** is a real (hardware) address; if in Virtual-Mode, the address in **`%r5`** is a mapped virtual address.

> **Note: this address points to the first instruction of the *client interface handler*, not to a procedure descriptor.**

9.3.4. Client Program Arguments

The calling program *may* pass to the client an array of bytes of arbitrary content; if this array is present, its address and length *shall* be passed in registers **`%r6`** and **`%r7`**, respectively. For programs booted directly by Open Firmware, the length of this array is zero. Secondary boot programs may use this argument array to pass information to the programs that they boot.

> **Note: The Open Firmware standard makes no provision for specifying such an array or its contents. Therefore, in the absence of implementation-dependent extensions, a client program executed directly from an Open Firmware implementation will not be passed such an array. However, intermediate boot programs that simulate or propagate the Open Firmware client interface to the programs that they load can provide such an array for their clients.**

> **Note: `boot` command line arguments, typically consisting of the name of a file to be loaded by a secondary boot program followed by flags selecting various secondary boot and operating system options, are provided to client programs via the "`bootargs`" and "`bootpath`" properties of the "`/chosen`" node.**

9.4. Caching

The caches of the processor *shall* be enabled when the client program is called. Memory areas allocated on behalf of the client program *shall* be marked as cacheable. Accesses to "I/O" devices (especially, to devices across "bridges") *shall* be made with the register access words (e.g., **`rl@`**).

9.5. Interrupts

Open Firmware requires that interrupts be "vectored" to its handlers when it is in control of the processor; this will occur when the User Interface is running. Client Interface calls are considered to execute in the environment of the client, and hence, do not assume ownership of interrupts.

In order for Open Firmware to process interrupts in an efficient manner, an area of memory for the exclusive use by Open Firmware *shall* be reserved by the client program at (real) memory locations 0x1E0…0x1FF.

Open Firmware *shall* save and restore the first location of each interrupt that it wants to "take over". I.e., whenever Open Firmware needs the use of an interrupt, it *shall* save the current contents of the corresponding entry point and replace that location with a branch to its entry point. When Open Firmware returns control, it *shall* restore the RAM location to its original contents.

9.6. Client callbacks

This section defines the callback mechanism that allows Open Firmware to access services exported to it by the client program. As described in section 6.3.2.6 and the glossary entries for `callback` and `$callback` in [1], the callback mechanism follows the same rules as those of Client interface calls. I.e., an *argument array* is constructed by Open Firmware and the address of that array is passed (via **`%r3`**) to the client's callback routine; the address of the callback routine is supplied to Open Firmware by means of the `set-callback` client call.

If the system is running in Real-Mode, the address of the client callback routine *shall* be a real (hardware) address; if it is running in Virtual-Mode, the client callback routine address *shall* be a mapped virtual address.

9.6.1. Real-Mode physical memory management assist callback

Once the control of physical memory is transferred to the client program, Open Firmware which is running in real-mode must use the callback service provided by the client program to allocate physical memory. Client programs which expect Open Firmware to operate in read-mode must implement the following physical memory management routine for Open Firmware:

```
alloc-real-mem
      IN:   [address] min_addr, [address] max_addr, size, mode
      OUT:  error,[address] real_addr
```

This routine allocates a contiguous physical memory of *size* bytes within the address range between *min_addr* and *max_addr*. The *mode* parameter contains the WIMGxPP bits as defined in section 7. A non-zero error code *shall* be returned if the mapping can not be performed. If error code is zero (i.e. allocation is succeeded) the routine returns the base address of the physical memory allocated for Open Firmware.

9.6.2. Virtual address translation assist callbacks

As mentioned in section 5.2.6. , when Open Firmware is in Virtual-Mode, client programs that take over control of the system's memory management must provide a set of callbacks that implement MMU functions. This section defines the input arguments and return values for these callbacks. The notation follows the style used in chapter 6 of the Open Firmware specification [1].

```
map
      IN:   [address] phys, [address] virt, size, mode
      OUT:  throw-code, error
```

This routine creates system-specific translation information; this will typically include the addition of PTEs to the HTAB. If the mapping is successfully performed, a value of zero *shall* be placed in the *error* cell of the argument array; a non-zero error code *shall* be returned in *error* if the mapping can not be performed.

```
unmap
      IN:   [address] virt, size
      OUT:  throw-code
```

The system removes any data structures (e.g., PTEs) for the virtual address range.

```
translate
      IN: [address] virt
      OUT: throw-code, error, [address] real, mode
```

The system attempts to compute the real address (*real*) to which the virtual address (*virt*) is mapped. If the translation is successful, a PTE *shall* be placed into the HTAB for this translation, the number of return cells shall be four with the resulting real address returned in *real* and *error* shall be set to **`false`** (0). If the translation is not successful, the number of return cells *shall* be two and *error shall* be set to a non-zero error code.

This call *shall* be made when Open Firmware handles a DSI/ISI within the User interface. A successful result of the translate call indicates that Open Firmware can complete the interrupted access; a failure indicates that an access was made to an invalid address.

10. User Interface Requirements

An implementation of Open Firmware for PowerPC *shall* conform to the core requirements as specified in [1] and the following PowerPC-specific extensions.

10.1. Machine Register Access

The following *user interface* commands represent PowerPC registers within the *saved program state*. Executing the command returns the saved value of the corresponding register. The saved value may be set by preceding the command with **to**; the actual registers are restored to the saved values when **go** is executed.

10.1.1. Branch Unit Registers

`%cr`

Access saved copy of Condition Register.

`%ctr`

Access saved copy of Count Register.

`%lr`

Access saved copy of Link Register.

`%msr`

Access saved copy of the low order 16 bits of SRR1 register.

`%srr0` and **`%srr1`**

Access saved copy of Save/Restore Registers.

`%pc`

An alias of "**%srr0**"

10.1.2. Fixed-Point Registers

`%r0` through **`%r31`**

Access saved copies of fixed-point registers.

`%xer`

Access saved copy of XER register.

`%sprg0` through **`%sprg3`**

Access saved copies of SPRG registers.

10.1.3. Floating-Point Registers

Unlike the other registers, the floating point unit registers are not normally saved, since they are not used by Open Firmware. The following access words, therefore, access the registers directly.

`%f0` through **`%f31`**

Access floating point registers.

`%fpscr`

Access Floating Point Status and Control Register.

The following command displays the PowerPC CPU's *saved program state*.

`.registers`

11. Configuration Variables

In addition to the standard Configuration Variables defined by the core Open Firmware document [1], the following Configuration Variables *shall* be implemented for PowerPC:

`"little-endian?"`

This boolean variable controls the endian-mode of Open Firmware. If **`true`** (-1), the endian-mode is Little-Endian; if **`false`** (0), the endian-mode is Big-Endian. The default value is implementation dependent.

`"real-mode?"`

This boolean variable controls the address translation mode of Open Firmware. If **`true`** (-1), the addressing mode is Real-Mode; if **`false`** (0), the addressing mode is Virtual-Mode. The default value is implementation dependent.

`"real-base"`

This integer variable defines the starting physical address to be used by Open Firmware.

`"real-size"`

This integer variable defines the size of the physical address space which can be used by Open Firmware.

`"virt-base"`

This integer variable defines the starting virtual memory address which can be used by Open Firmware.

`"virt-size"`

This integer variable defines the size of the virtual address space which can be used by Open Firmware.

`"load-base"`

This integer variable defines the default load address for *client program*s when using the **`load`** method. The default value is implementation dependent.

12. MP Extensions

This section specifies the application of Open Firmware to PowerPC multiprocessor (MP) systems. An Open Firmware implementation for an MP PowerPC system shall implement the extensions described in this section as well as the requirements described in previous sections of this binding.

12.1. The Device Tree

This section defines an additional property under the "/chosen" Node for a MP extension. Refer to Section 6.2.1. for more details about the device tree structure for a MP Configuration.

12.1.1. Additional Properties

"/chosen" Node Properties

"cpu"

prop-name, identifies the running CPU.

prop-encode-array: An integer, encoded as with **encode-int,** which contains the i-handle of the CPU node that is associated with the "running" CPU.

12.2. Initialization

Open Firmware shall select one processor, using an algorithm of its choice, to be the “master” processor, which performs the role of the single processor on a uniprocessor system, either booting the client or providing the user interface. Open Firmware shall place all the remaining processors into stopped state, a state in which the processor does not perform Open Firmware or client functions and does not interfere with the operation of the master processor. A processor in stopped state remains in that state unless and until an executing client starts it using the START-CPU client service defined below.

Client programs shall use the Open firmware `start-cpu` client interface service to start all processors before it reclaims the Open Firmware memory

On machines in which a machine check on one processor is broadcast to all processors, the processors which are either in the idle or stopped state shall not change their states due to a machine check on another processor: Open Firmware shall not depend on the contents of the low vector (IP=0) in the event of a machine check.

The following State Diagram depicts the relationship of the **Running**, **Stopped** and **Idle States** to each other. The *Client Interface Service* Calls are shown as how to move between the states.

FIGURE 1 State Diagram



12.3. Client Interface Services

The following client services are added for MP support on PowerPC systems. These interfaces make the client program responsible for any Inter-CPU communication needed for these interfaces. The rationale for this is to architecturally separate the Inter-CPU communication mechanism of the firmware from the client program and vice versa.

The following four services are required: (1) start-cpu, (2) stop-self, (3) idle-self, and (4) resume-cpu.

`start-cpu`

```
IN:   nodeid, pc, arg
OUT:  none
```

This client interface service starts the CPU

The *nodeid* is the phandle of a node whose device-type is “cpu”.

`Start-cpu` arranges for the CPU identified by phandle in *nodeid* to begin executing client code at the real address given by the *pc* input with an argument, *arg,* passed in register r3. When it begins execution, the started processor shall be in the endian mode of the client program, and in real (not translated) addressing mode. The contents of registers other than r3 are indeterminate.

A client should not call `start-cpu` for the processor on which it is running, effectively restarting with a new pc and abandoning the only client thread. A jump or branch instruction shall be used instead to achieve the objective.

`start-cpu` permits more than one processor to run at the same time, enabling multi-threaded client execution. In general, an Open Firmware client shall avoid multi-threaded operation within Open Firmware. Usually, this means that client threads running on different CPUs must use mutual exclusion to prevent more than one processor from making client service requests at any one time. The exceptions are that a client thread may invoke either the `stop-self` or `idle-self` client services defined below at any time.

Note: The results are undefined if the CPU identified by *phandle* has already been started (e.g it is already running and has not exited) or *phandle* is not a valid package handle of a CPU device node.

`stop-self`

```
IN:   none
OUT:  none
```

Open Firmware places the processor on which the caller was running into the stopped state. Control will not be passed back to the client program..

Note: When an MP client program exits, one CPU invokes the `exit` client interface service, the others invoke the `stop-self` service.

`idle-self`

```
IN:   none
OUT:  none
```

Open Firmware places the CPU on which this service was invoked into an 'idle' state, saving the *current state* of the client program, so that the client program may be resumed.

A processor in idle state can be resumed using `resume-cpu` service defined below or restarted using `start-cpu`. If the processor is resumed, it executes a normal return to the client, as if its call to `idle-self` had just completed.

Note: When a client program wants to enter the firmware user interface, one CPU invokes the `enter` client interface service, the others invoke the `idle-self` service. The rational is that the user interface may affect the machine state in any way that it desires, therefore the client shall not depend on it.

`resume-cpu`

```
IN:   nodeid
OUT:  none
```

This client interface service is used to resume an *idled* CPU.

The *nodeid* is the phandle of a CPU node in idle state.

`resume-cpu` arranges for that CPU to restore the CPU's state as saved by `idle-self` and begin return to the client, completing the idle-self client service call that placed the CPU into idle state.

The results are undefined if the CPU identified by *phandle* is not in an *idle* state by a previous call to the `idle-self` client interface service.

Note: When the client program is resumed via the GO (or similar) user interface command, the client program is resumed on the CPU which called the `enter` service; the client program is responsible for calling the `resume-cpu` service to resume other idled CPU's, if that is the desired client program behavior.

12.4. Breakpoints

If the breakpoint is taken by the firmware, without the client program's assistance, the other CPUs will continue to run in the client program. The client program may field the breakpoint 'trap' or 'vector' and idle the other CPUs before entering the PROM. The platform binding document has to specify how this is done to avoid loss of state at breakpoint time.

12.5. Serialization

The firmware is a single threaded program, from the client program's point of view. Only the IDLE-SELF, STOP-SELF, ENTER and EXIT client interfaces may be invoked simultaneously on different CPUs. Furthermore, only a single CPU may invoke the ENTER or EXIT client interface at any one time. The other CPUs must use the IDLE-SELF or STOP-SELF client interface service.

Note: The results are undefined if the client program invokes client interface services including breakpoint traps (other than the ENTER/EXIT STOP-SELF/IDLE-SELF case listed above) simultaneously on more than a single CPU.

Note: Since locking mechanisms are subject to client program policy, the client program is responsible for implementing any necessary mechanism to insure that it adheres to this policy. Further, the client program should disable any pre-emption mechanism before calling a client interface service to avoid rescheduling a thread of execution in the firmware on a different CPU if such a mechanism exists in the client program.